Parallel and pipeline architectures for 2-D block processing
نویسندگان
چکیده
منابع مشابه
Pipeline Architectures for Computing 2-D Image Moments
A digital image, or a segment of an image, may be represented by the moments of its intensity function. Image moments are used in image analysis for object modeling and matching. However, a large number of MAC arithmetic operations are required to compute high order moments; real-time processing is not achieved with nowadays general purpose computers. This paper proposes a new class of pipeline...
متن کاملCurrent Architectures for Parallel Processing
The purpose of this tutorial is to provide the basic concepts related to parallel processing. We will first discuss the fundamentals of parallel machine architectures and parallel programming, including a short view of Flynn's taxonomy with some implementation examples. An overview of some programming techniques supported in parallel environments follows, namely MPI-2 and OpenMP. Finally, a pre...
متن کاملNon-uniform 2-D grid partitioning for heterogeneous parallel architectures
Numerous applications in science and engineering have a problem space that can be represented as a 2-dimensional grid. While some of these problems exhibit uniform computational requirements over all regions of the grid, others are non-uniform: that is, some regions of the grid have more data points than others. We introduce a new block decomposition method, Fair Binary Recursive Decomposition ...
متن کاملHigh Throughput Parallel-Pipeline 2-D DCT/IDCT Processor Chip
This paper presents a 2-D DCT/IDCT processor chip for high data rate image processing and video coding. It uses a fully pipelined row–column decomposition method based on two 1-D DCT processors and a transpose buffer based on D-type flip-flops with a double serial input/output data-flow. The proposed architecture allows the main processing elements and arithmetic units to operate in parallel at...
متن کاملAutomatic Performance Tuning of Pipeline Patterns for Heterogeneous Parallel Architectures
Heterogeneous parallel architectures combining conventional multicore CPUs with GPUs and other types of accelerators promise significant performance gains compared to homogeneous systems. However, exploiting the full potential of such systems is becoming more and more challenging often forcing programmers to combine different programming models and parallelization strategies. A promising approa...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Circuits and Systems
سال: 1989
ISSN: 0098-4094
DOI: 10.1109/31.17593